A visual tool for editing and exploring system specifications in Signal Temporal Logic (STL).
Github »